An Enhanced Network Flow Algorithm for Temporal Partitioning into Reconfigurable Architectures

نویسندگان

  • Abdo Azibi
  • Ramzi Ayadi
  • Med Lassaad Kaddachi
چکیده

In this paper, we present a novel temporal partitioning methodology for dynamically reconfigurable computing systems to reduce the communication costs of the design. This aim can be reached by minimizing the transfer of data required between design partitions. Our algorithm use the network flow-based multi-way task partitioning algorithm to minimize communication costs for temporal partitioning.. The proposed methodology was tested on several examples on the Xilinx Virtex-II pro. The results show significant reduction in the communication cost compared with others famous approaches used in this field.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Temporal partitioning of data flow graphs for reconfigurable architectures

In this paper, we present the famous temporal partitioning algorithms that temporally partition a data flow graph on reconfigurable systems. We have classified these algorithms into four classes: 1) whole latency optimisation algorithms; 2) whole communication cost optimisation algorithms; 3) whole area optimisation algorithms; 4) whole latency-communication cost optimisation algorithms. These ...

متن کامل

An Incremental Temporal Partitioning Method for Real-Time Reconfigurable Systems

In this paper, a temporal partitioning algorithm is presented which partitions data flow graphs in a realtime domain. Timing constraint is a critical factor in temporal partitioning of real-time reconfigurable design. An incremental algorithm is presented to partition data flow graphs while meeting the timing constraints by obtaining the target number of partitions. In addition, the proposed al...

متن کامل

Temporal Partitioning to Amortize Reconfiguration Overhead for Dynamically Reconfigurable Architectures

In these days, many dynamically reconfigurable architectures have been introduced to fill the gap between ASICs and softwareprogrammed processors such as GPPs and DSPs. These reconfigurable architectures have shown to achieve higher performance compared to software-programmed processors. However, reconfigurable architectures suffer from a significant reconfiguration overhead and a speedup limit...

متن کامل

On Combining Temporal Partitioning and Sharing of Functional Units in Compilation for Reconfigurable Architectures

Resource virtualization on FPGA devices, achievable due to its dynamic reconfiguration capabilities, provides an attractive solution to save silicon area. Architectural synthesis for dynamically reconfigurable FPGA-based digital systems needs to consider the case of reducing the number of temporal partitions (reconfigurations), by enabling sharing of some functional units in the same temporal p...

متن کامل

Task Partitioning for the Scheduling on Reconfigurable Systems driven by Specification Self-Similarity

A new model for the reconfiguration problem on partially dynamically reconfigurable fpgas and a new graph–theoretic algorithm for the temporal and spatial partitioning of a specification on the same vlsi architectures are proposed. A problem in the field of reconfigurable hardware systems is that there is no clear way to partition a given specification in order to implement it on such an archit...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • JCP

دوره 10  شماره 

صفحات  -

تاریخ انتشار 2015